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)a, ABSTRACT
During this second quarter, three activities were in progress: (1) the set- up
of furnaces and photolithography related equipment at MSU, (J.D. Gassaway); (2)
experiments on double layer metal at NASA/Huntsville (T.E. Wade); and (3) two
dimensional modelling of MOSFETS (Q. Mahmood & J.D. Trotter).
The MSU I.C. Laboratory has in place the furnaces, the photolithography faciIItle.
and metallization system to reproduce the NASA/Huntsville double layer metal process I``
I	 the only missing equipment being the SIO22 vapox reactor. Two Pacific Western urilLs !i
are in the process of being donated to M5U by Synertek.
'	 The double layer metal activity initially emphasized wet chemistry techniques.
By incorporating the following techniques: (1) ultrasonic etching of the vias,
(2) premetal clean using a modified buffered HF, (3) phosphorus doped vapox, and (4) f
extended sintering, yields of 98% were obtained using the standard test pattern. 	 i
The two dimensional modelling activity is in the middle of development.
Principle problems have stemmed from alternately, instability and too much computation]
time to achieve convergence. Modificatlons are In progress. 	
I
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A. DOUBLE LAYER METAL SINTERING I-W1'1-'CT8
Al. INTRODUCTION
The increasing demands toward greater packing densities in LSI
and VLSI make it imperative that multilevel metallization systems be
developed. Although several reviews have been written 1-7 , the
realization of reproducible and reliable results have yet to be
forthcoming. The most common problem associated with double layer
metal has been the inability to make electrical contacts between
metal layers through via holes etched in the dielectric to provide
electrical communication between metals. The problem is more acute
when the number of vias is large (>500) and are relatively small in
size (<0.2 mil square). Another, less important problem is associ-
ated with shorts between metal layers due to pinholes in the di-
electric film, thin spots, or poor coverage of hillocks in the first
level metal. An example of the use of double layer metal for cir-
cuit application 8 is given in Figure 1.
In order to study the effects associated with double layer
metal structures having a large number of small vias, a test pattern
was get orated consisting of a string of 560 vias. The via size was
varied from 0.5 mil square to 0.2 mil square per string. Electrical
measurements were made on the test pattern after initial sintering
and subsequent h-at treatments in order to monitor contact resist-
ance behavior and variations in yield. Metal interconnects between
vies were typically 0.7 mils wide although samples were also pre-
pared and tested having interconnects of 0.4, 0.5, and 0.6 mil wide
Al, with little or no variation in results.
-z-
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Figure 1. An example of the use of double layer netal in the
realization of an aluminum gate C-MOSFvr structure.
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All. PREPARATION OF TEST VEHICLE
The steps involved in preparing the test vehicle consist of the
following. The starting material was 3-8 ohm-cm, (100) P,..tented,
n-type phosphorous doped silicon wafers. A field oxide was thermally
grown in dry 02 for 5 minutes, boiling H2O for 60 minutes and then
dry O` for an additional 15 minutes at 900 °C resulting in an oxide
thickness of 14KA . Prior to depositing the first layer metal, a
cleaning step was performed, this consisted of a one-minute dip in
dilute HF: H 2O (1:10) at room temperature and a 10 minute rinse
in doionized water. The wafer was then dehydrated at 900% in an
N2 ambient for 10 minutes. The first metal layer was d.c. sputtered
structural grade Al alloy 6061 of 0.5um thickness. The metal was
patterned using conventional photolithographic techniques with
Waycoat-31 negative photoresist.
Prior to depositing the dielectric, scribe lines (0.7 mils wide)
were etched around the test patterns through the thermally grown
field oxide down to the silicon substrate. These lines were used
as an etch end-point monitor in etching vias in the intermetal di-
electric.
The intermetal oxide was next deposited at 400°C using CVD of
SiH4
 
0% in Ar) and 0 2 (and later P 205 of approximately 3 mole per-
0
cent) to a thickness of 8 A . Dielectric thickness was measured
with an (laser) ellipsometer. Vias were etched in this dielectric
film with buffered )IF using standard photolithographic masking.
This etching was done first by dipping the wafers in a stirred
F
x
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solution of stchant, using the scribe lines as reference to deter-
mine when etching was completely through the dielectric film. In
later processe",thts etching was done ultrasonically in a totally
enclosed container.
The second layer metal was also deposited using do sputtering
of the same target used in the first layer metal and patterned.
typically a 15 minute aluminum sintering, process at 470°C preceded
the first testing of the completed test vehicle.
AIII. EXPERIMENTAL RESULTS
Approximately 50 wafers were processed. Each wafer had 200-220
test patterns with via sizes ranging from 0.2 mils square to 0.5
mils square. Table I represents a summary of results in terms of
percent yield obtained for each via size as a function of fabrica-
tion process. Process A through L are explained below. Among other
variables it will be noted that each process is characterized by an
etch time associated with etching the vias in the intermetal di-
electric film. The scribe lines were used as reference. When all
dielectric was etched from these scribe lines, this was defined as
the 'break' time. Any additional etching beyond this break time is
measured in seconds.
Process Definitions:
A. Wafers were processed as described in section II.
The width of the first level metal interconnect of 0.4, 0.5, 0.6 and
0.7 mils corresponded to test patterns having square vias of 0.2,
0.3, 0.4 and 0.5 mils, respectively. The width of the second metal
-5-
I
A
Via
B C
Resistance
Process
Percentage
for
1	 1)	 is
560
F
Identificatlost
Yield
Was :
I	 G	 N
2.0
1	 'l:
Meg Ohm
J	 .1	 K! LVia Size
0.5 Milo 81 76 95 98 99 98 94 84 94 92 98 98
0.4 Milo 70 56 88 94 97 98 92 82 189 90 97 97
0.3 Milo 61 53 64 85 93 94 92 83 8; 80 100 100
0.2 Mils 1	 40 18 64 82 91 94 93 89 72 67 98 98
Table I-A
Percentage Yield
Via Resistance for 560 Was < 10 Kil Ohms
Process Identification.
A B C ti H	 F G	 H I	 I J K LVia Size
0.5 mils 17 59 86 97 97 194 8 61 92 93 98 98
0.4 mils 8 48 73 89 94 96 188 64 82 90 97 97
0.3 mils 0 30 45 64 89 92 88 74 85 80 100 100
0.2 mils 0 14 13 26 144 59 164 1 5238 67 98 98
Table I-B
Via
A	 I B
Resistance
C
Process
1)
Percentage
for
E
560
F
Identification
Yield
Vias
G
<	 J
H
Kil
I
Ohm
J K LVia Size
0.5 mils 0 1 59 78 85 86 82 1 74 56 92 92 98 98
0.4 mils 0 46 47 66 72 1 72 68 54 82 90 97 97
0.3 mils 0 28 85 36 47 55 58 56 85 80 100 100
0.2 mils 1	 0 1	 8 110 115 22 127 30 30 32 67 7^ 98
Table I-C
Table I Percentage yield as a function of processing with via
size as a parameter for contact resistai..:e of 560 bias
less than 20 Megohm, 10 Kilohm, and 1 Kilohm for tables
. 
L
I-A. I-B, and 1-C, resj)eC t l V'_J y.
^F
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was 0.7 oils. Via etch time was break plus 10 seconds.
H. Wafers were processed as described in section II.
The metal interconnects on both levels were 0.7 mils wide. (This is
true for all provenKen 8 through H). I Ire etch time was break plus
10 seconds.
C. Wafers processed as described in section II with via
etch time in stirred dielectric etchant extended 20 seconds beyond
break time.
D. thru H. correspond to wafers processed as described in
section II but with via etch time in stirred dielectric etchant ex-
tended 40, 60, 80, 100 and 120 seconds beyond break, respectively.
(Note that the values given for processes A through H represent an
average of five different process runs of eight wafers for each run.)
I. Wafers processed as described in section II but having
a phosphorous doped intermetal dielectric of 3.1 mole percent (as
determined by Auger spectroscopy) and with vias etched in stirred
dielectric etchant for 20 seconds beyond break.
J. Wafers processed as described in r above except via
etching was done ultrasonically in a closed container for 20 seconds
beyond break.
K. Wafers processed as described in J above with the
addition of a first level metal cleaning step through the vi.as prior
to depositing the second level metal. The metal cleaning solution
consisted of an ethylene glycol-buffered HF-H 20 solution for the
removal of Al 203 from the first level metal prior to deposition of
10
second level meta1.
L. Wafers processed us described in K aN)vc but having
undergone a one-half hour post heat (wintering) treatment at 490•C.
6
The results of processes C through H are displayed graphically
In Figure 2. The data are shown in Tables IA, B. and C which give
the percent yield for via contact resistances less than 20 meg-ohms,
10 kil-ohms and 1 kil-ohm. It is desirable to have minimum contact
resistance (i.e. less than 250 ohms) since as the number of vial
Increase from 600 to approximately 3000 for a VLSI circuit, the
resistance will increase proportionately. Any pattern having a
contact resistance greater than 20 meg-ohm is assumed to be an
open-circuit in Table I.
Wafers processed as described in D in Table I were used for an
Auger surface analysis of the first Level metal through a 0.5 mil
via just prior to depositing the second level metal. The purpose of
the Auger analysis was to determine what insulating materials reside
on the surface of the first level metal which prevented good low
resistance ohmic contact between metal levels. The xjsults of this
analysis indicated the following materials were present with an
accuracy of ± 5%:
At 20 3	64%
C 31%
N 1..8%
Mg 1.3%
Si 0.6%
F 0.6%
S 0.7%
0 (other than Al 20 3 ) <0.1%
For this contact, the amounts of Mg and Si were about the same as
ft
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Yield vs. Etch Time
0.2 Mil Vial
100
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	 < 20 M n
u
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Etch Time Beyond Break (Seconds)
Figure 2. Percent yield as a function of etch time beyond
break with via size as a parameter. Intermetal
dielectric etch accomplished with stirred B.O.E.
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Yield vs. Etch Time
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,^	 Yield vs. Etch Time
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Figure 2. (continued). Percent yield as a function of etch
time beyonM break with via size as a parameter.
Intermetal dielectric etch accomplished with
stirred B. 0. E.
a
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the bulk Al alloy so there did not seem to be any surface e
of Mg2Si which was suspected as a source of the high resist
When about 100A of this surface was removed by ion etching, the
N,S,F. and C were greatly reduced, which suggested that they may be
a source of interfacial contamination.
The large percentage of carbon measured (31%) is believed to
be a result of the photoresist leaving a carbon residue on the
wafer. The composition of this photoresist could not be obtained
from the manufacturer.
It should be noted that the composition of the structural
grade .Al 6061 consist of the following impurities:
Si 0.4 - 0.8%
Cu 0.15 - 0.4%
Fe 0.7%
Mg 0.8 - 1.2%
Mn 0.15%
Cr 0.15 - 0.35%
Zn 0.25%
Ti 0.15%
The primary reason for using this Al alloy was for the prevention of
hillock formation.
Post heat treatment; or sintering of a wafer exhibiting an
initial poor yield (i.e. less than one kil-ohm for a chain of 560
vias in series) can increase the effective yield by 500 to 700% as
illustrated in Figure 3 for wafers 10H and 2W. These wafers were
processed as in 'C' above, having only a 15 minute 470°C sintering
before initial testing. All addition sintering was done at 490°C
in a nitrogen ambient.
ti
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100	 Percentage Yield vs. Time of Heat Treatment
at T	 A90°C.
66.6
	 •
Wafer #10H
x
"'^ Wafer 4/2W
v	 •
u
w	 Xv
a
b
d
33.3
0
0	 1	 2	 3	 4	 5	 6
Time of Ileat Treatment (Hours)
Figure 3. Percentage yield of number of chips less than 1 kil ohm
as a function time of heat treatment at 490°C for wafers
with undoped intermetal dielectric.
P
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Figure 4. Average contact resistance for 560 vial of all 0.5 mil
square chips as a function of post heat treatment time
for wafer #2W.(Total number of chips = 55)
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The primary reason for this increase in yield with post heat
treatment is due to the fact that the Al-to-A1 contact resistance
decreases with sintering, as demonstrated in Figure 4. Here, the
average resistance for all test patterns having 0.5 mil square
visa (approximately 55 of the total 212 chips) is plotted as a
function of sintering time. As the time of sintering increases, the
number of test patterns having a contact resistance < 1 kil-ohm
increases, hence the yield increases.
On an individual chip basis, the contact resistance for 560
vias per chip behaved as shown in Figure 5. For a given wafer
which initially exhibits a relatively poor yield, the number of
chips behaving in the manner shown for chips #10C and 1OW was
approximately 51%, those behaving like chip #10R was 27% and those
like chip #lOT was 10%. The remaining chips either exhibited low
initial contact resistance ( , 300 ohms) or were open-circuited
020 meg-ohms). Those chips initially exhibiting a low contact
resistance generally had their resistance lowered with increasing
heat treatment, however a few chips showed a gradual increase in
resistance with increased heat treatment time as shown in Figure 6.
It is believed that this increase in resistance is due primarily to
the consumption of Al by SiO 2 Lo lessen the Al thickness. Since
at 490°C Al reacts chemically with SiO2
 to form A1.0 3
 and free Si,Al
G	 15is consumed at a rate of 21OA/hr.
The most predominant trend found in sintering of double level.
metal test patterns is demonstrnt( ,d in Figure 7. As inferred
i
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Figure 5. Contact resistance of 560 vias as a function of heat
treatment time for several different chips of wafer
#10H at a temperature of 490°C.
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0 Chip #10X
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A
Contact 8eeistance vs. Time of Heat Treatment
Wafer #IOH at 490°C.
400
0
y
350
0
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In
w
v 300
U
a
•,4
y
a 250
Chip #10S
t
4
R
1
,
t
0	 1	 2	 . 3	 4	 5	 6	 7
Time of Heat Treatment (Hours)
Figure 6. Contact resistance of 560 vias as a function of heat
treatment time forwafer #10H showing slight increase
in resistance with time of heat treatment for -6% of
the chips on the wafer.
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ti
700
Con, tact Resistance vs. Time of Heat
Treatment for Wafers 02 and #10 at
490°C.
600
N
5000
0
u
c^
a
u
c^
400
0
c^ Chip OD
#2G
Chip O110K
Chip #10L
300
Chip #IOP
	
200 1
	
a	 1	 a	 1	 a	 1
	
0	 1	 2	 3	 4	 5	 6	 7
Time of Post Heat Treatment (Hours)
Figure 7. Contact resistance trends as a function of heat treatment
time for wafers #2 and #10.
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from this plot of contact resistance as a function of post-heat
treatment for these two wafers, the average contact resistance
decreases drastically for the first few hours of sintering. Because
of this feature, the realization of multiple level metal LSI having
a large number of vias (>2000) is a distinct possiblity.
One major problem involved in poet heat treatment of double
layer metal structures is that the dielectric (C.V.A. - M 2) has
a tendency to crack or "craze" at elevated temperatures (>S00°C).
This cracking, as illustrated in Figure 8, is due to excess stress
on the insulating layer 9. One method to lessen, if not-alleviate
this problem, is to use a phosphorous doped dielectric of 3 to 5 mole
percent. This increases the effective temperature for which sin-
tering can be done before cracking is observedg.
Using this phosphorous doped dielectric (also called phos-
phosilicate glass or PSG) resulted in a much higher yield as shown
in Table 1 and also a considerable less contact resistance as
shown in Figure 9. Here the average contact resistance as afunction
of via size is plotted for a test pattern with a doped dielectric
layer for no heat treatment (curve B) and with 30 minutes post heat
treatment at 490°C (curve A). These results are compared to the
best results obtained for the undoped case (curve C), even after
many hours of heat treatment. The liable in the figure indicates
resistance and percent yield for each case presented.
-18-
A resistance map of the wafer shown in CLrve B is given below:
ti
166
164
168
157 168
164 170
112 173
164 175
177
176
44
173 159 154 217 161 143 158 196 176
170 171 - 157 231 158 161 159 183 171 158
163 168 158 166 226 162 1h2 162 171 167 161 164
164 167 161 158 208 164 159 161 172 170 163 165 173
170 170 160 159 212 163 161 163 228 169 164 p 172 164
169 170 165 158 219 162 161 160 234 168 163 163 170 160
170 171 164 156 213 161 163 159 221 173 159 163 170 165
201 176 164 151 143 173 m 163 192 174 162 162 170 171
375 181 167 159 405 172 162 158 181 167 161 164 167 165
202 187 1,69 159 211 164 161 154 176 1 ,4 160 156 166
216 184 171 161 228 169 158 154 - 162 156 154 165
198 179 171 162 228 164 138 153 173 160 157 151
260 181 171 163 231 166 159 154 172 160 153
177 1,66 200 167 159 151 167 157
i
C
t
f
Via size .4 .5 .2 .3 .4 .5 .2 .3 .4 .5 .2 .3 .4 .5 .2 .3 .4
ATV. ANALYSIS AND CONCLUSIONS
The following comments and conclusions may be derived from
this investigation.
1.) The variation in width of the metal interconnects between
vias had little influence on yield, as expected. It may have had
a slight effect on total resistance, especially for the 0.4 mil
compared to 0.7 mil wide interconnect, but this was not detectable.
The major difficulty came in mask alignment of the smaller inter-
connects.
2.) The extension of the via etch time of the dielectric film
for both the dipped (.stirred) etching and the ultrasonic etching
-19-
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Photomicrograph (A)
P I iA,tomicrogr:gph (B)
Figu re 8. Photomic• rogr.tph of test pattern at 300X magnification
illustrating cr.tr.ing tendenc}, at temperatc.res >500°C
and for fast pull from the furnace. Photomicrograph
(A) shows crazing; around a test pad whereas (B) shows
crazing in the test pattern itself.
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Aver,Me Contact Resistance vs. Via Size
700
	
For Wafer 14-1 Before and After Post
NeatTrees
600
	 ViY
_ a Size Avg. Resistance y Yield
100
0
0.2	 0.3
	 0.4	 0.5
Via Size (Mils)
Figure 9.
	 Average contact resistance vs. via size for wafer #14-1
having phosphorous doped intermetal dielectric before post
heat treatment (curve B) and after 30 minutes at 490°C (curve A).
For comparison with a wafer having an undoped dielectric, curve C
represents such a wafer after undergone 8 hours of post heat
treatment at 490°C. (Note contact resistance for 0.5 mil via
of wafer in curve C prior to post heat treatment was 90 kilohms.)
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difficulty of removing all of the dielectric film from the via and
the formation of oxides of the alloys contained within the Al all
tend toward low yield, high resistance contacts. There are actually
two approaches for solving this problem, back sputtering and
chemical etching. Back sputtering has the advantage that the oxide
thickness can in principle be reduced to zero { f the subsequent
metallization is applied without exposure to air. The disadvant-
ages include: possiblity of radiation induced MO5 damage; potewial
for contamination of the sputtering system; redeposition of pre-
viously sputtered materials especially from the substrate table;
etc. The chemical etch procedure does not have these disadvantages,
but the oxide thickness can never be redl:ced to zero, 14
The use of a 10:1 ethylene glycol: buffered -11F : H 2O etch
removes all but 30-50 A of oxide 10 without attacking the Al. (The
second laver shuttered Al cnn easily penetrate this oxide thickness
to form good ohmic contacts.) This etch was done just prior to
second level metallization.
6.) The application of post heat treatments can drastically
increase yield by lowering total via contact resistance. There are
several possible reactions which cou' occur to cause this temper-
ature effect. 11 Aluminum could react with aluminum oxide in the
film between the layers to form various aluminum suboxides and
thus break up the continuous layer of dielectric. Alternately, the
recrystallization of aluminum in both of the levels could mechani-
cally disrupt the thin native oxide layer, therefore forming alumi-
num-to-aluminum contact. As yet, there is no evidence for this
^m
r
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speculatIGA.
Figures 4 and 5 indicate that in some cases the contact
resistance increases with post heat treatment time prior to the
"diffusion" through this 'interfacial contamination' by the two
layers of aluminum. If this contamination were SiO 2 , then it
could be se J that there exists excess ionic silicon in the oxide
which becomes tied-up upon the application of post heat treatments,
Since the contamination is probably Al 203 , one might say there exist
excess ionized Al in the oxide which reacts with the oxidizing
species during the sintering process, thus decreasing the total
ionic charge in the oxide layer causing the net resistance to
increase.
7.) Testing the via test pattern can be tedious. For high
resistance vias the measured resistance was seen to be both light
sensitive and current sensitive. As a result, all testing was
accomplished in the dark. Ideally, very low testing potentials
are applied in order not to break down a barrier layer thus turning
a defective via into a good one. Also, theoretically, vias should
not be tested in series, since the entire applied voltage will be
dropped across a defective via, probably causing it to break down
and appear good. However, in our testing, all vias were measured
at once in series using a digital voltmeter.
8). Recently, a new planar multilevel interconnection technol-
ogy was introduced 13 using polyimide films. Although this proce-
dure appears to be very promising for future applications if taken
at face value, it is felt there is still many facets of "magic"
associated with it.
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B. OTHER DOUBLE LAYER METAL EXPERIMENTS
Reviewing the literature has disclosed many investigations
relative to the surface oxidation processes of aluminum, including
recent reported results by Bell Lab personnel which directly relates
to double layer metal processing. These studies show that the
aluminum surface is extremely reactive and grows Al 203
 .nH 2 O films
rapidly in water based solutions to thicknesses which cannot be
reduced during the sintering operation. Even the grokth rate of
Al 203
 on Al in air at room temperature is reported to be in the
0
range of 30 A
	 This compares with the Bell Lab's estimate of
0
55 A of Al 203
 which can marginally be reduced by sintering.
Suspect processing steps are many; however, two stand out:
(1) the via etch using buffered etch and (2) the initial oxidation
during vapox deposition.
Consequently, three sets of experiments have been started:
1. Experiments aimed at measuring the Al 203/Al interface using
auger techniques.
2. Experiments using plasma etch and/or nitride insulation.
3. Experiments using in situ back sputtering.
Only the last experime[iL has been completed. As was expected, the
in situ back sputtering gave much improved results over the standard
wet chemistry -- the detail results being published elsewhere.
.r
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C. TWO DIMENSIONAL MODELLING OF MOSFET
As outlined in the last report key assumptions have been made
in order to simplify the computation time:
1. The mobile majority carriers are included in an infinites-
imally thick layer of charge at the Si-SiO 2 interface.
2. The current flow is then described by a one-dimensional
equation,
ET—	 all 11Li.6 q uN( d	 6+q K" ESS )	 0^x^a.
X	 t
where i and s are channel current and charge per unit channel
width, Es is the tangential interface field and uN and ul, are the
mobility factors accounting respectively for gate modulation and
hot electron effects.
3. The potential in the depletion region is defined by Pois-
son's equation with appropriate fixed boundary conditions: a) fixed
potential along the source drain and substrate, b) the horizontal
component of the electric field under the source and drain and
far from the channel is zero, and c) the potential in the channel
is defined in conjunction with the current equation above plus
the one dimensional Poisson equation in the gate oxide.
Obvious limitations of this approach are associated with
avalanche and bulk generated leakage currents - which normally are
of secondary concern. Additionally, the mobile sheet charge assump-
tion does not allow punch-thru or subthreshold current modelling;
however, it is believed that this can be directly added to the
II.
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algorithm at an appropriate time. The assumption of a one-dimen-
sional electric field in the oxide is similar to the gradual channel
approximation and, consequently, is of fundamental importance.
The initial algorithm utilized iterative techniques in solving
first Poisson's equation and then the current equation in the
channel. The initial values of potential inside of the boundaries
were set at zero. Long computation times were encountered in
solving Poisson's equation and instability occurred when iterating
through the current equation.
The basic program has been modified to include the gate oxide
region in the solution of the Poisson equation - in order not to be
limited by the gradual channel approximation. It should be noted
however, that routines based on the gradual channel approximation
are being utilized in order to develop the initial conditions for
the main two-dimensional algorithm. In addition the program has
been simplified by assuming constant channel mobility - a restric-
tion which is to be removed at a later time.
Emphasis is now being made on incorporating the following
procedures: 1) Using the gradual channel approximation, calculate
the channel node potentials. 2) Using the above with the given
boundary conditions and the single dimensional d.c., solve for allthe
potentials in the oxide. 3) Using the alternating direction implicit
method with the Newton-Raphson linearization technique, the Poisson
equation is solved in the depletion region. 4) The poisson equation
and the current continuity equation are simultaneously solved in
the channel region. 5) Repeat 3) but extended through the channel
I-2.7-
and oxide regions, again using the two-dimensional techniques.
6) Repeat 4). 7) Repeat 5) and 6) until convergence is achieved.
f	 __
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